|
PDU108H-.5C3 |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-10 |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-5M |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-50M |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-1MC3 |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-40M |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-50 |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-5MC3 |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
PDU108H-40MC3 |
Data Delay Devices, Inc. |
|
|
3-bit, ecl-interfaced programmable delay line (series pdu108h) |
|
|
MAX7360EWX+ |
Maxim Integrated |
|
|
i2c-interfaced key-switch controller and led driver/gpios with integrated esd protection |
|
|
SMD99C-5175MC2 |
Data Delay Devices, Inc. |
|
|
5-tap, hcmos-interfaced fixed delay line (series smd99c) |
|
|
DDU4F-5012B2 |
Data Delay Devices, Inc. |
|
|
5-tap, ttl-interfaced fixed delay line (series ddu4f) |
|
|
DDU-7-10 |
ETC |
|
|
10 taps (14 pins dip) t2l interfaced |
|
|
DDU-7-100 |
ETC |
|
|
10 taps (14 pins dip) t2l interfaced |
|
|
DDU-7-150 |
ETC |
|
|
10 taps (14 pins dip) t2l interfaced |
|
|
DDU7C-xxx |
ETC |
|
|
10 taps (14 pins dip) t2l interfaced |
|
MAX7311ATG |
Maxim Integrated |
  |
半导体
|
2-wire-interfaced 16-bit I/O port Expander with interrupt and hot-insertion protection |
|
MAX7311AUG |
Maxim Integrated |
|
半导体
|
2-wire-interfaced 16-bit I/O port Expander with interrupt and hot-insertion protection |
|
MAX7311AWG |
Maxim Integrated |
|
半导体
|
2-wire-interfaced 16-bit I/O port Expander with interrupt and hot-insertion protection |
|
|
PDU1016H |
ETC |
|
|
4-bit, ecl-interfaced programmable delay line |
