关键词hstl
标准
为您共找出"273"个相关器件
图片 型号 厂商 标准 分类 描述
Image: 842S104CGLFT 842S104CGLFT Integrated Device Technology crystal-to-hstl 100mhz / 200mhz pci express? clock synthesizer
Image: 211AI01L 211AI01L Integrated Circuit Systems low skew, 1-TO-2 differential-TO-hstl fanout buffer
Image: PCKEP14 PCKEP14 NXP Semiconductors 半导体 2.5 V/3.3 V 1:5 differential ecl/Pecl/hstl clock driver
Image: 74HSTL16918DGGRG4 74HSTL16918DGGRG4 Texas Instruments 半导体 集成电路(IC) 特定功能逻辑 9-18-bit hstl-lvttl memory add latch
Image: MAX9311 MAX9311 Maxim Integrated 半导体 1:10 differential lvpecl/lvecl/hstl clock and data drivers
Image: MAX9311ECJ MAX9311ECJ Maxim Integrated 半导体 1:10 differential lvpecl/lvecl/hstl clock and data drivers
Image: MAX9313 MAX9313 Maxim Integrated 1:10 differential lvpecl/lvecl/hstl clock and data drivers
Image: MAX9316 MAX9316 Maxim Integrated 集成电路 1:5 differential lvpecl/lvecl/hstl clock and data driver
Image: MAX9316A MAX9316A Maxim Integrated 1:5 differential lvpecl/lvecl/ hstl clock and data driver
Image: MAX9316AEWP MAX9316AEWP Maxim Integrated 1:5 differential lvpecl/lvecl/ hstl clock and data driver
Image: MAX9316EUP MAX9316EUP Maxim Integrated 1:5 differential lvpecl/lvecl/hstl clock and data driver
Image: MAX9321 MAX9321 Maxim Integrated differential lvpecl/lvecl/hstl receiver/drivers
Image: UPD4443362 UPD4443362 NEC 4M-bit cmos synchronous fast static ram 128k-word BY 36-bit hstl interface / register-register / late write
Image: UPD4443362GF-A75 UPD4443362GF-A75 NEC 4M-bit cmos synchronous fast static ram 128k-word BY 36-bit hstl interface / register-register / late write
Image: UPD4483362 UPD4483362 NEC 8M-bit cmos synchronous fast static ram 256k-word BY 36-bit hstl interface / register-register / late write
Image: UPD4483362GF-A75 UPD4483362GF-A75 NEC 8M-bit cmos synchronous fast static ram 256k-word BY 36-bit hstl interface / register-register / late write
Image: NB100LVEP221/D NB100LVEP221/D ON Semiconductor 2.5V/3.3V 1:20 differential hstl/ecl/Pecl clock driver
Image: MAX9312 MAX9312 Maxim Integrated dual 1:5 differential lvpecl/lvecl/hstl clock and data drivers
Image: MAX9314 MAX9314 Maxim Integrated dual 1:5 differential lvpecl/lvecl/hstl clock and data drivers
Image: MAX9321A MAX9321A Maxim Integrated differential lvpecl/lvecl/hstl receiver/drivers

©2000-  21IC电子网版权所有

京ICP备11013301号 京公网安备 11010802024343号