 |
Texas Instruments 
SN74LVC1G57DRLR的详细信息
| Manufacturer： | Texas Instruments |
|---|---|
| Product Category： | Logic Gates |
| RoHS： | Yes |
| Brand： | Texas Instruments |
| Product： | MUX Gates |
| Logic Family： | 74LVC |
| Number of Gates： | 1 |
| Number of Input Lines： | 2 |
| Number of Output Lines： | 1 |
| High Level Output Current： | - 32 mA |
| Low Level Output Current： | 32 mA |
| Propagation Delay Time： | 6.3 ns |
| Supply Voltage - Max： | 5.5 V |
| Supply Voltage - Min： | 1.65 V |
| Maximum Operating Temperature： | + 85 C |
| Mounting Style： | SMD/SMT |
| Package / Case： | SOT-553-6 |
| Packaging： | Reel |
| Minimum Operating Temperature： | - 40 C |
| Number of Lines In/Out： | 2 / 1 |
| Series： | SN74LVC1G57 |
| Factory Pack Quantity： | 4000 |
| Unit Weight： | 2.800 mg |
SN74LVC1G57DRLR相关文档
- Evaluation Kits: Modular Smart Meter Reference Design for Evaluating Communications Technologies
- Evaluation Kits: PLC Motherboard with AC Mains Line Coupling
- Evaluation Kits: Texas Instruments' Power Line Communication Developer's Kit - V3
- Evaluation Kits: Data Concentrator Cape for BeagleBone Black
- Evaluation Kits: Power Line Communications (PLC) Lite Reference Design for Industrial Applications
SN74LVC1G57DRLR应用笔记
- 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
- TI IBIS File Creation, Validation, and Distribution Processes
- Shelf-Life Evaluation of Lead-Free Component Finishes
- LVC Characterization Information
- Implications of Slow or Floating CMOS Inputs (Rev. C)
- Understanding Schmitt Triggers
- How to Select Little Logic
- Input and Output Characteristics of Digital Integrated Circuits
- Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices
- Understanding and Interpreting Standard-Logic Data Sheets (Rev. B)
- CMOS Power Consumption and CPD Calculation (Rev. B)
- Selecting the Right Texas Instruments Signal Switch
- Use of the CMOS Unbuffered Inverter in Oscillator Circuits
- Texas Instruments Little Logic Application Report
- Understanding Advanced Bus-Interface Products Design Guide
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
- Live Insertion
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
- Selecting the Right Level Translation Solution (Rev. A)
扫码手机查看更方便
同类器件
