 |
ON Semiconductor 
Datasheet下载地址
| 本地下载 >> 厂商下载2 >> 第三方平台下载 >> |
MC10E101FNR2G的详细信息
| Manufacturer： | ON Semiconductor |
|---|---|
| Product Category： | Logic Gates |
| RoHS： | Yes |
| Brand： | ON Semiconductor |
| Product： | MUX Gates |
| Logic Family： | ECL |
| Number of Gates： | 4 |
| Number of Input Lines： | 4 |
| Number of Output Lines： | 2 |
| High Level Output Current： | - 50 mA |
| Low Level Output Current： | 50 mA |
| Propagation Delay Time： | 0.6 ns |
| Supply Voltage - Max： | +/- 5.7 V |
| Supply Voltage - Min： | +/- 4.2 V |
| Maximum Operating Temperature： | + 85 C |
| Mounting Style： | SMD/SMT |
| Package / Case： | PLCC-28 |
| Packaging： | Reel |
| Minimum Operating Temperature： | 0 C |
| Number of Lines In/Out： | 4 / 2 |
| Series： | MC10E101 |
| Factory Pack Quantity： | 500 |
| Part # Aliases： | MC100LVEP34DTG |
MC10E101FNR2G相关文档
- Simulation Model: IBIS Model for MC10E101FN
- Application Note: Interfacing with ECLinPS™
- Application Note: Storage and Handling of Drypack Surface Mount Device
- Package Drawing: 28 LEAD PLCC
- Application Note: ECLinPS and ECLinPS Lite SPICE I/O Modeling Kit
- Application Note: Clock Generation and Clock and Data Marking and Ordering Information Guide
- Application Note: Thermal Analysis and Reliability of WIRE BONDED ECL
- Application Note: Clock Management Design Using Low Skew and Low Jitter Devices
- Application Note: The ECL Translator Guide
- Application Note: ECL Clock Distribution Techniques
- Application Note: Using Wire-OR Ties in ECLInPS Designs
- Application Note: Odd Number Divide By Counters with 50% Outputs and Synchronous Clocks
- Application Note: Phase Lock Loop General Operations
- Application Note: ECLinPS™ Circuit Performance at Non-Standard VIH Levels
- Application Note: Designing with PECL (ECL at +5.0 V)
- Application Note: AC Characteristics of ECL Devices
- Application Note: Interfacing Between LVDS and ECL
- Application Note: Termination of ECL Logic Devices
- Application Note: Metastability and the ECLinPS Family
扫码手机查看更方便
同类器件
